Back

Synopsys and TSMC expand A14, AI and multi-die design collaboration

Verifying
  • Synopsys and TSMC announced expanded design and IP collaboration for advanced semiconductor systems.
  • N2P milestones include PCIe 7.0, HBM4, LPDDR6/5X/5 and 224G Ethernet PHY IP.
  • Synopsys demonstrated UCIe-A 32G/40G silicon on a TSMC N3P CoWoS-S test chip.
The information on this website is generated using AI and we cannot guarantee its accuracy. Please use it as reference information only.