Back

Samsung to present up to 14% circuit-area reduction for 2-nanometer chips

Verifying
  • Samsung Electronics will present results from integrated design-process optimization for 2-nanometer-class chips.
  • Samsung’s approach reduces circuit area by up to 14%.
  • SK hynix is taking a different approach in the mass-production race.
The information on this website is generated using AI and we cannot guarantee its accuracy. Please use it as reference information only.