TSMC develops CoPoS panel packaging to challenge Intel EMIB for AI chips

The new Chip-on-Panel-on-Substrate approach uses 310×310 mm rectangular panels and could ease CoWoS capacity constraints, though mass production is not expected until the second half of 2028 or 2029.

Summary

verifying reliability

Terms & Concepts

No specialized terms available for this topic.